M Durga Prakash, B V V Satyanarayana,. 2020. “Gate Oxide Overlapped Heterojunction Tunneling Transistor Based Low Power SRAM Cell Topologies”. International Journal of Advanced Science and Technology 29 (3), 4319 -29. http://sersc.org/journals/index.php/IJAST/article/view/5257.