et. al, Radha Krishna AN. 2020. “EFFICIENT PERFORMANCE MODELLING AND IMPLEMENTING LPDIR AND DIR SADC MEMORY CONTROLLER USING VERILOG.”. International Journal of Advanced Science and Technology 29 (2), 2334 -47. http://sersc.org/journals/index.php/IJAST/article/view/3656.