Taranath H B, Velen Ruben Aranha, Rajesh Kamath. 2020. “A Review on Power Reduction Techniques in Low Power VLSI Design”. International Journal of Advanced Science and Technology 29 (7), 11162-68. http://sersc.org/journals/index.php/IJAST/article/view/27534.