Mrs.V. Jeya Ramya, Mrs.A.Selvarani, L.Ashok Kumar. 2020. “Design of Modified High Speed Multiplier Using Reversible Logic and FPGA Implementation in Matrix Multiplication for Image Enhancement”. International Journal of Advanced Science and Technology 29 (08), 3945 -55. http://sersc.org/journals/index.php/IJAST/article/view/26175.