Suma Sannamani, Dr. Manjudevi, Suganya S. 2020. “The Tiled Cache Implementation for High Performance Processor”. International Journal of Advanced Science and Technology 29 (05), 7430-38. http://sersc.org/journals/index.php/IJAST/article/view/18237.