Rashmi K M, Dr. K N Muralidhara. 2020. “Design of Scan Chain Using Level Sensitive Flip-Flops for VLSI Testing”. International Journal of Advanced Science and Technology 29 (7), 2352-57. http://sersc.org/journals/index.php/IJAST/article/view/17973.