R.Brindha, S.Neelima,. 2019. “A Low Power FPGA Implementation of SHA3 Design”. International Journal of Advanced Science and Technology 28 (16), 188 - 205. http://sersc.org/journals/index.php/IJAST/article/view/1671.