et al., Mr. Sharanabasappa. 2019. “FPGA Implementation of 1D Median Filter Architecture for De-Noising Application”. International Journal of Advanced Science and Technology 28 (11), 421 -39. http://sersc.org/journals/index.php/IJAST/article/view/1119.