ET AL., S. FPGA implementation of 1D Median Filter architecture for de-noising application. International Journal of Advanced Science and Technology, v. 28, n. 9, p. 254 - 270, 11 Oct. 2019.