DR. KHAJA MUJEEBUDDIN QUADRY, D CHANDRASEKHAR NAYAK, MUNYANAIK KETHAVATH, LAVUDI SRILATHA. Improved Performance Memory Module Using Verilog HDL. International Journal of Advanced Science and Technology, v. 29, n. 5s, p. 919 - 927, 4 Apr. 2020.