M. JANAKI RANI, S. A. R. N. VLSI Design of Area Efficient Test Data Compression Architecture for IoT Devices. International Journal of Advanced Science and Technology, v. 29, n. 4s, p. 628 - 639, 19 Mar. 2020.