M DURGA PRAKASH, B. V. V. S. Gate Oxide overlapped Heterojunction Tunneling Transistor based Low Power SRAM Cell Topologies. International Journal of Advanced Science and Technology, v. 29, n. 3, p. 4319 - 4329, 3 Mar. 2020.