ET. AL, R. K. A. EFFICIENT PERFORMANCE MODELLING AND IMPLEMENTING LPDIR AND DIR SADC MEMORY CONTROLLER USING VERILOG. International Journal of Advanced Science and Technology, v. 29, n. 2, p. 2334 - 2347, 13 Jan. 2020.