TARANATH H B, VELEN RUBEN ARANHA, RAJESH KAMATH. A Review on Power Reduction Techniques in Low Power VLSI Design. International Journal of Advanced Science and Technology, v. 29, n. 7, p. 11162-11168, 1 Jun. 2020.