C.PADMINI, JVR RAVINDRA. Leakage Resilient Adder using Dual Rail, Single Clock Adiabatic Logic against DPA Attacks. International Journal of Advanced Science and Technology, v. 29, n. 04, p. 6120 - 6133, 6 Jun. 2020.