A1. Hardware Efficient Hybrid Wireless Crypto Processor Using Enhanced Advance And Side-Channel Resistant Authenticated Encryption Standard. International Journal of Advanced Science and Technology, v. 29, n. 12s, p. 2257 - 2277, 4 Jun. 2020.