REDDY, K. S.; SURESH, H. N. FPGA Implementation of Reconfigurable FIR Filter using Vedic Design with CLA Adder. International Journal of Advanced Science and Technology, v. 28, n. 1, p. 144 - 161, 25 Sep. 2019.