GOVARDHANI. IMMADI, M. VENKATA NARAYANA, A. SREE MADHURI, D. BHAVYA SREE, V. S. CHARMILA, W. RACHANA. Design and Implementation of High Speed Parallel Cyclic Redundancy Check-32 Bit Using Verilog. International Journal of Advanced Science and Technology, v. 29, n. 05, p. 9897 - 9903, 30 May 2020.