RASHMI K M, DR. K N MURALIDHARA. Design of scan chain using level sensitive flip-flops for VLSI Testing. International Journal of Advanced Science and Technology, v. 29, n. 7, p. 2352-2357, 20 May 2020.