ET AL., M. S. FPGA implementation of 1D Median Filter architecture for de-noising application. International Journal of Advanced Science and Technology, v. 28, n. 11, p. 421 - 439, 19 Oct. 2019.