M. Janaki Rani, S. A. R. N. (2020). VLSI Design of Area Efficient Test Data Compression Architecture for IoT Devices. International Journal of Advanced Science and Technology, 29(4s), 628 - 639. Retrieved from http://sersc.org/journals/index.php/IJAST/article/view/6409