et. al, P. C. P. (2020). High Speed and MOSFET Reduction Based 24t Adder for Multiplier Design. International Journal of Advanced Science and Technology, 29(04), 109 - 115. Retrieved from http://sersc.org/journals/index.php/IJAST/article/view/4041