Namratha, Md. Bakhar. (2020). Power and Area Constrained VLSI Implementation of Viterbi Decoder for High-Speed Communication Systems. International Journal of Advanced Science and Technology, 29(3), 14698 -. Retrieved from http://sersc.org/journals/index.php/IJAST/article/view/31957