Manoj S, Pavitha U S. (2020). Design of Low-Power and High-Performance Wallace Tree Multiplier with Full Adder Modification. International Journal of Advanced Science and Technology, 29(7), 13627 - 13632. Retrieved from http://sersc.org/journals/index.php/IJAST/article/view/29472