C.Padmini, JVR Ravindra. (2020). Leakage Resilient Adder using Dual Rail, Single Clock Adiabatic Logic against DPA Attacks. International Journal of Advanced Science and Technology, 29(04), 6120 - 6133. Retrieved from http://sersc.org/journals/index.php/IJAST/article/view/27286