A1. (2020). Hardware Efficient Hybrid Wireless Crypto Processor Using Enhanced Advance And Side-Channel Resistant Authenticated Encryption Standard. International Journal of Advanced Science and Technology, 29(12s), 2257 - 2277. Retrieved from http://sersc.org/journals/index.php/IJAST/article/view/24455