Reddy, K. S., & Suresh, H. N. (2019). FPGA Implementation of Reconfigurable FIR Filter using Vedic Design with CLA Adder. International Journal of Advanced Science and Technology, 28(1), 144 - 161. Retrieved from http://sersc.org/journals/index.php/IJAST/article/view/228