Rashmi K M, Dr. K N Muralidhara. (2020). Design of scan chain using level sensitive flip-flops for VLSI Testing. International Journal of Advanced Science and Technology, 29(7), 2352-2357. Retrieved from http://sersc.org/journals/index.php/IJAST/article/view/17973