et al., M. S. (2019). FPGA implementation of 1D Median Filter architecture for de-noising application. International Journal of Advanced Science and Technology, 28(11), 421 - 439. Retrieved from http://sersc.org/journals/index.php/IJAST/article/view/1119