Dr. Khaja Mujeebuddin Quadry, D Chandrasekhar Nayak, Munyanaik Kethavath, Lavudi Srilatha. Improved Performance Memory Module Using Verilog HDL. IJAST 2020, 29, 919 - 927.