M. Janaki Rani, S. A. R. N. VLSI Design of Area Efficient Test Data Compression Architecture for IoT Devices. IJAST 2020, 29, 628 - 639.