M Durga Prakash, B. V. V. S. Gate Oxide Overlapped Heterojunction Tunneling Transistor Based Low Power SRAM Cell Topologies. IJAST 2020, 29, 4319 - 4329.