(1)
et. al, P. C. P. High Speed and MOSFET Reduction Based 24t Adder for Multiplier Design. IJAST 2020, 29, 109 - 115.