et. al, R. K. A. EFFICIENT PERFORMANCE MODELLING AND IMPLEMENTING LPDIR AND DIR SADC MEMORY CONTROLLER USING VERILOG. IJAST 2020, 29, 2334 - 2347.