(1)
Namratha, Md. Bakhar. Power and Area Constrained VLSI Implementation of Viterbi Decoder for High-Speed Communication Systems. IJAST 2020, 29, 14698 -.