(1)
Taranath H B, Velen Ruben Aranha, Rajesh Kamath. A Review on Power Reduction Techniques in Low Power VLSI Design. IJAST 2020, 29, 11162-11168.