C.Padmini, JVR Ravindra. Leakage Resilient Adder Using Dual Rail, Single Clock Adiabatic Logic Against DPA Attacks. IJAST 2020, 29, 6120 - 6133.