Mrs.V. Jeya Ramya, Mrs.A.Selvarani, L.Ashok Kumar. Design of Modified High Speed Multiplier Using Reversible Logic and FPGA Implementation in Matrix Multiplication for Image Enhancement. IJAST 2020, 29, 3945 - 3955.