(1)
A1. Hardware Efficient Hybrid Wireless Crypto Processor Using Enhanced Advance And Side-Channel Resistant Authenticated Encryption Standard. IJAST 2020, 29, 2257 - 2277.