(1)
Roopali Shinde and Prameela Kumari N. Implementation of 24-Bit Delay and Area Efficient Enhanced Equal Segment Adders . IJAST 2020, 29, 3588 - 3598.