Reddy, K. S.; Suresh, H. N. FPGA Implementation of Reconfigurable FIR Filter Using Vedic Design With CLA Adder. IJAST 2019, 28, 144 - 161.