(1)
Nadendla Bhargava Sai , Venna Venkat Kumar, Cheruvu Krishna Chaitanya, Ngangbam Phalguni Singh. 2-Bit Vedic Multiplier Design Using Urdhva-Tiryagbhyam and Modified-Gate Diffusion Input Technique. IJAST 2020, 29, 5840 - 5848.