(1)
Suma Sannamani, Dr. Manjudevi, Suganya S. The Tiled Cache Implementation for High Performance Processor. IJAST 2020, 29, 7430-7438.