(1)
Rashmi K M, Dr. K N Muralidhara. Design of Scan Chain Using Level Sensitive Flip-Flops for VLSI Testing. IJAST 2020, 29, 2352-2357.