(1)
R.Brindha, S. A Low Power FPGA Implementation of SHA3 Design. IJAST 2019, 28, 188 - 205.