(1)
Dr.T.Rajendran, O.Vignesh. Optimized Global Routing Techniques for Efficient VLSI Physical Layout Design . IJAST 2020, 29, 2570 - 2577.