et al., M. S. FPGA Implementation of 1D Median Filter Architecture for De-Noising Application. IJAST 2019, 28, 421 - 439.