et al., S. 2019. FPGA implementation of 1D Median Filter architecture for de-noising application. International Journal of Advanced Science and Technology. 28, 9 (Oct. 2019), 254 - 270.