M. Janaki Rani, S.A.R.N. 2020. VLSI Design of Area Efficient Test Data Compression Architecture for IoT Devices. International Journal of Advanced Science and Technology. 29, 4s (Mar. 2020), 628 - 639.