[1]
Namratha, Md. Bakhar 2020. Power and Area Constrained VLSI Implementation of Viterbi Decoder for High-Speed Communication Systems. International Journal of Advanced Science and Technology. 29, 3 (Mar. 2020), 14698 -.